



# NCP3065, NCV3065




Figure 2. Pin Connections




Figure 3. Pin Connections




Figure 4. Block Diagram

## PIN DESCRIPTION

Pin No.	Pin Name	Description
1	Switch Collector	Internal Darlington switch collector
2	Switch Emitter	Internal Darlington switch emitter
3	Timing Capacitor	Timing Capacitor Oscillator Input, Timing Capacitor
4	GND	Ground pin for all internal circuits
5	Comparator Inverting Input	Inverting input pin of internal comparator
6	V <sub>CC</sub>	Voltage supply
7	I <sub>pk</sub> Sense	Peak Current Sense Input to monitor the voltage drop across an external resistor to limit the peak current through the circuit
8	N.C.	Pin not connected

# NCP3065, NCV3065

## MAXIMUM RATINGS (measured vs. pin 4, unless otherwise noted)

Rating	Symbol	Value	Unit
V <sub>CC</sub> (Pin 6)	V <sub>CC</sub>	0 to +40	V
Comparator Inverting Input (Pin 5)	V <sub>CI</sub>	-0.2 to +V <sub>CC</sub>	V
Darlington Switch Collector (Pin 1)	V <sub>SWC</sub>	0 to +40	V
Darlington Switch Emitter (Pin 2) (Transistor OFF)	V <sub>SWE</sub>	-0.6 to +V <sub>CC</sub>	V
Darlington Switch Collector to Emitter (Pins 1-2)	V <sub>SWCE</sub>	0 to +40	V
Darlington Switch Current	I <sub>SW</sub>	1.5	A
I <sub>pk</sub> Sense (Pin 7)	V <sub>IPK</sub>	-0.2 to V <sub>CC</sub> + 0.2	V
Timing Capacitor (Pin 3)	V <sub>TCAP</sub>	-0.2 to +1.4	V

## Power Dissipation and Thermal Characteristics

PDIP-8 Thermal Resistance Junction-to-Air	R <sub>θJA</sub>	100	°C/W
SOIC-8 Thermal Resistance Junction-to-Air	R <sub>θJA</sub>	180	°C/W
DFN-8 Thermal Resistance Junction-to-Air Thermal Resistance Junction-to-Case	R <sub>θJA</sub> R <sub>θJC</sub>	78 14	°C/W
Storage Temperature Range	T <sub>STG</sub>	-65 to +150	°C
Maximum Junction Temperature	T <sub>J(MAX)</sub>	+150	°C
Operating Junction Temperature Range (Note 3) NCP3065, NCV3065	T <sub>J</sub>	-40 to +125	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- This device series contains ESD protection and exceeds the following tests:  
Pin 1-8: Human Body Model 2000 V per AEC Q100-002; 003 or JESD22/A114; A115  
Machine Model Method 200 V
- This device contains latch-up protection and exceeds 100 mA per JEDEC Standard JESD78.
- The relation between junction temperature, ambient temperature and Total Power dissipated in IC is  $T_J = T_A + R_{\theta} \cdot P_D$
- The pins which are not defined may not be loaded by external signals

# NCP3065, NCV3065

## ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5.0\text{ V}$ , $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$ , unless otherwise specified)

Characteristic	Conditions	Symbol	Min	Typ	Max	Unit
----------------	------------	--------	-----	-----	-----	------

### OSCILLATOR

Frequency	(VPin 5 = 0 V, CT = 2.2 nF, $T_J = 25^\circ\text{C}$ )	$f_{OSC}$	110	150	190	kHz
Discharge to Charge Current Ratio	(Pin 7 to $V_{CC}$ , $T_J = 25^\circ\text{C}$ )	$I_{DISCHG} / I_{CHG}$	5.5	6.0	6.5	–
Capacitor Discharging Current	(Pin 7 to $V_{CC}$ , $T_J = 25^\circ\text{C}$ )	$I_{DISCHG}$		1650		$\mu\text{A}$
Capacitor Charging Current	(Pin 7 to $V_{CC}$ , $T_J = 25^\circ\text{C}$ )	$I_{CHG}$		275		$\mu\text{A}$
Current Limit Sense Voltage	( $T_J = 25^\circ\text{C}$ ) (Note 6)	$V_{IPK(Sense)}$	165	185	235	mV

### OUTPUT SWITCH (Note 5)

Darlington Switch Collector to Emitter Voltage Drop	( $I_{SW} = 1.0\text{ A}$ , $T_J = 25^\circ\text{C}$ ) (Note 5)	$V_{SWCE(DROP)}$		1.0	1.3	V
Collector Off-State Current	( $V_{CE} = 40\text{ V}$ )	$I_{C(OFF)}$		0.01	100	$\mu\text{A}$

### COMPARATOR


Threshold Voltage	$T_J = 25^\circ\text{C}$	$V_{TH}$		235		mV
	$T_J = 0$ to $+85^\circ\text{C}$			$\pm 5$		%
	$T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$	$V_{TH}$	-10		+10	%
Threshold Voltage Line Regulation	( $V_{CC} = 3.0\text{ V}$ to $40\text{ V}$ )	$REG_{LINE}$	-6.0		6.0	mV
Input Bias Current	( $V_{in} = V_{th}$ )	$I_{CII\ in}$	-1000	-100	1000	nA

### TOTAL DEVICE


Supply Current	( $V_{CC} = 5.0\text{ V}$ to $40\text{ V}$ , CT = 2.2 nF, Pin 7 = $V_{CC}$ , VPin 5 > $V_{th}$ , Pin 2 = GND, remaining pins open)	$I_{CC}$			7.0	mA
Thermal Shutdown Threshold				160		$^\circ\text{C}$
Hysteresis				10		$^\circ\text{C}$

5. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.
6. The  $V_{IPK(Sense)}$  Current Limit Sense Voltage is specified at static conditions. In dynamic operation the sensed current turn-off value depends on comparator response time and di/dt current slope. See the Operating Description section for details.
7. NCV prefix is for automotive and other applications requiring site and change control.


# NCP3065, NCV3065



**Figure 5. Oscillator Frequency vs. Oscillator Timing Capacitor**




**Figure 6. Oscillator Frequency vs. Supply Voltage**



**Figure 7. Emitter Follower Configuration Output Darlington Switch Voltage Drop vs. Temperature**



**Figure 8. Common Emitter Configuration Output Darlington Switch Voltage Drop vs. Temperature**




**Figure 9. Emitter Follower Configuration Output Darlington Switch Voltage Drop vs. Emitter Current**




**Figure 10. Common Emitter Configuration Output Darlington Switch Voltage Drop vs. Collector Current**


# NCP3065, NCV3065



**Figure 11. Comparator Threshold Voltage vs. Temperature**



**Figure 12. Current Limit Sense Voltage vs. Temperature**



**Figure 13. Standby Supply Current vs. Supply Voltage**

## INTRODUCTION

The NCP3065 is a monolithic power switching regulator optimized for LED Driver applications. Its flexible architecture enables the system designer to directly implement a step-up or step-down topology with a minimum number of external components for driving LEDs. A representative block diagram is shown in Figure 4.

### OPERATING DESCRIPTION

The NCP3065 operates as a fixed oscillator frequency output voltage ripple gated regulator. In general, this mode of operation is somewhat analogous to a capacitor charge pump and does not require dominant pole loop compensation for converter stability. The typical operating waveforms are shown in Figure 14. The output voltage waveform shown is for a step-down converter with the ripple and phasing exaggerated for clarity. During initial converter startup, the feedback comparator senses that the output voltage level is below nominal. This causes the output switch to turn on and off at a frequency and duty cycle controlled by the oscillator, thus pumping up the output filter capacitor. When the feedback voltage level reaches nominal

comparator value, the output switch cycle is inhibited. When the load current causes the output voltage to fall below the nominal value feedback comparator enables switching immediately. Under these conditions, the output switch conduction can be enabled for a partial oscillator cycle, a partial cycle plus a complete cycle, multiple cycles, or a partial cycle plus multiple cycles.

### Oscillator

The oscillator frequency and off-time of the output switch are programmed by the value of the timing capacitor  $C_T$ . Capacitor  $C_T$  is charged and discharged by a 1 to 6 ratio internal current source and sink, generating a positive going sawtooth waveform at Pin 3. This ratio sets the maximum  $t_{ON}/(t_{ON}+t_{OFF})$  of the switching converter as  $6/(6+1)$  or 85.7% (typical). The oscillator peak and valley voltage difference is 500 mV typically. To calculate the  $C_T$  capacitor value for required oscillator frequency, use the equations found in Figure 22. An online NCP3065 design tool can be found at [www.onsemi.com](http://www.onsemi.com), which adds in selecting component values.





Figure 14. Typical Operating Waveforms

### Peak Current Sense Comparator

Under normal conditions, the output switch conduction is initiated by the Voltage Feedback comparator and terminated by the oscillator. Abnormal operating conditions occur when the converter output is overloaded or when feedback voltage sensing is lost. Under these conditions, the  $I_{pk}$  Current Sense comparator will protect the Darlington output Switch. The switch current is converted to a voltage by inserting a fractional ohm resistor,  $R_{SC}$ , in series with  $V_{CC}$  and the Darlington output switch. The voltage drop across  $R_{SC}$  is monitored by the Current Sense comparator. If the voltage drop exceeds 200 mV (nom) with respect to  $V_{CC}$ , the comparator will set the latch and terminate the output switch conduction on a cycle-by-cycle basis. This Comparator/Latch configuration ensures that the Output Switch has only a single on-time during a given oscillator cycle.



The  $V_{IPK(Sense)}$  Current Limit Sense Voltage threshold is specified at static conditions. In dynamic operation the sensed current turn-off value depends on comparator response time and di/dt current slope.

Real  $V_{turn-off}$  on  $R_{sc}$  resistor

$$V_{turn\_off} = V_{ipk(sense)} + R_{sc} \cdot (t_{delay} \cdot di/dt)$$

Typical  $I_{pk}$  comparator response time  $t_{delay}$  is 350 ns. The di/dt current slope is dependent on the voltage difference across the inductor and the value of the inductor. Increasing the value of the inductor will reduce the di/dt slope.

It is recommended to verify the actual peak current in the application at worst conditions to be sure that the max peak current will never get over the 1.5 A Darlington Switch Current max rating.

### Thermal Shutdown

Internal thermal shutdown circuitry is provided to protect the IC in the event that the maximum junction temperature is exceeded. When activated, typically at 165°C, the Darlington Output Switch is disabled. The temperature sensing circuit is designed with some hysteresis. The Darlington Switch is enabled again when the chip temperature decreases under the low threshold. This feature is provided to prevent catastrophic failures from accidental device overheating. It is not intended to be used as a replacement for proper heatsinking.

### LED Dimming

The COMP pin of the NCP3065 is used to provide dimming capability. In digital input mode the PWM input signal inhibits switching of the regulator and reduces the average current through the LEDs. In analog input mode a PWM input signal is RC filtered and the resulting voltage is summed with the feedback voltage thus reduces the average current through the LEDs. Figure 15 illustrated the linearity of the digital dimming function with a 200 Hz digital PWM. For further information on dimming control refer to application note AND8298.




Figure 15.

### No Output Capacitor Operation

A constant current buck regulator such as the NCP3065 focuses on the control of the current through the load, not the voltage across it. The switching frequency of the NCP3065 is in the range of 100–250 kHz which is much higher than the human eye can detect. This allows us to relax the ripple current specification to allow higher peak to peak values. This is achieved by configuring the NCP3065 in a continuous conduction buck configuration with low peak to peak ripple thus eliminating the need for an output filter capacitor. The important design parameter is to keep the peak current below the maximum current rating of the LED. Using 15% peak to peak ripple results in a good compromise between achieving max average output current without exceeding the maximum limit. This saves space and reduces part count for applications that require a compact footprint. (Example: See Figure 17) See application note AND8298 for more information.

### Output Switch

The output switch is designed in a Darlington configuration. This allows the application designer to operate at all conditions at high switching speed and low voltage drop. The Darlington Output Switch is designed to switch a maximum of 40 V collector to emitter voltage and current up to 1.5 A.



# NCP3065, NCV3065

## APPLICATIONS

Figures 16 through 24 show the simplicity and flexibility of the NCP3065. Two main converter topologies are demonstrated with actual test data shown below each of the circuit diagrams.

Figure 16 gives the relevant design equations for the key parameters. Additionally, a complete application design aid for the NCP3065 can be found at [www.onsemi.com](http://www.onsemi.com).

(See Notes 8, 9, 10)	Step-Down	Step-Up
$\frac{t_{on}}{t_{off}}$	$\frac{V_{out} + V_F}{V_{in} - V_{SWCE} - V_{out}}$	$\frac{V_{out} + V_F - V_{in}}{V_{in} - V_{SWCE}}$
$t_{on}$	$\frac{\frac{t_{on}}{t_{off}}}{f \left( \frac{t_{on}}{t_{off}} + 1 \right)}$	$\frac{\frac{t_{on}}{t_{off}}}{f \left( \frac{t_{on}}{t_{off}} + 1 \right)}$
$C_T$	$C_T = \frac{381.6 \cdot 10^{-6}}{f_{osc}} - 343 \cdot 10^{-12}$	
$I_{L(avg)}$	$I_{out}$	$I_{out} \left( \frac{t_{on}}{t_{off}} + 1 \right)$
$I_{pk} \text{ (Switch)}$	$I_{L(avg)} + \frac{\Delta I_L}{2}$	$I_{L(avg)} + \frac{\Delta I_L}{2}$
$R_{SC}$	$\frac{0.20}{I_{pk} \text{ (Switch)}}$	$\frac{0.20}{I_{pk} \text{ (Switch)}}$
$L$	$\left( \frac{V_{in} - V_{SWCE} - V_{out}}{\Delta I_L} \right) t_{on}$	$\left( \frac{V_{in} - V_{SWCE}}{\Delta I_L} \right) t_{on}$
$V_{ripple(pp)}$	$\Delta I_L \sqrt{\left( \frac{1}{8 f C_O} \right)^2 + (ESR)^2}$	$\approx \frac{t_{on} I_{out}}{C_O} + \Delta I_L \cdot ESR$
$V_{out}$	$V_{TH} \left( \frac{R_2}{R_1} + 1 \right)$	$V_{TH} \left( \frac{R_2}{R_1} + 1 \right)$
$I_{out}$	$V_{ref}/R_{sense}$	$V_{ref}/R_{sense}$

8.  $V_{SWCE}$  – Darlington Switch Collector to Emitter Voltage Drop, refer to Figures 7, 8, 9 and 10.  
 9.  $V_F$  – Output rectifier forward voltage drop. Typical value for 1N5819 Schottky barrier rectifier is 0.4 V.  
 10. The calculated  $t_{on}/t_{off}$  must not exceed the minimum guaranteed oscillator charge to discharge ratio.

**Figure 16. Design Equations**

### The Following Converter Characteristics Must Be Chosen:

$V_{in}$  – Nominal operating input voltage.

$V_{out}$  – Desired output voltage.


$I_{out}$  – Desired output current.

$\Delta I_L$  – Desired peak-to-peak inductor ripple current. For maximum output current it is suggested that  $\Delta I_L$  be chosen to be less than 10% of the average inductor current  $I_{L(avg)}$ . This will help prevent  $I_{pk} \text{ (Switch)}$  from reaching the current limit threshold set by  $R_{SC}$ . If the design goal is to use a minimum inductance value, let  $\Delta I_L = 2(I_{L(avg)})$ . This will proportionally reduce converter output current capability.

$f$  – Maximum output switch frequency.

$V_{ripple(pp)}$  – Desired peak-to-peak output ripple voltage. For best performance the ripple voltage should be kept to a low value since it will directly affect line and load regulation. Capacitor  $C_O$  should be a low equivalent series resistance (ESR) electrolytic designed for switching regulator applications.

## NCP3065, NCV3065



**Figure 17. Buck Demo Board with External Switch Application Schematic**

This design illustrates the NCP3065 being used as a PFET controller, the design has been optimized for continuous current operation with low ripple which allows the output filter capacitor to be eliminated. Figure 20 illustrates the

efficiency with 1 and 2 LEDs and output currents of 350 mA and 700 mA. Additional data and design information can be found of this design in Application Note AND8298.

### Value of Components

Name	Value
C1, C4	100 nF, Ceramic Capacitor, 1206
C2	220 $\mu$ F, 50 V, Electrolytic Capacitor
C3	1.8 nF, Ceramic Capacitor, 0805
C5	100 pF, Ceramic Capacitor, 0805
D1	1 A, 40 V Schottky Rectifier
D2	MMSD4148
L1	470 $\mu$ H, DO5022P-474ML Coilcraft Inductor
Q4	NTF2955, P-MOSFET, SOT223

Name	Value
Q5	MMBT3904LT1G, SOT23
R1	100 m $\Omega$ , 0.5 W
R8	15 k, resistor 0805
R9	10 k $\Omega$ , resistor 0805
R10, R15	1 k $\Omega$ , resistor 0805
R11	1.2 k $\Omega$ , resistor 0805
R12	$R_{SENSE} \pm 1\%$ , 1206
U1	NCP3065, SOIC8

NOTE:  $R_{SENSE}$  is used to select LED output current, for 350 mA use 680 m $\Omega$ , for 700 mA use 330 m $\Omega$  and for 1000 mA use 220 m $\Omega$

### Test Results (without output capacitor)

Test	Condition	Results
Line Regulation	$V_{in} = 9 \text{ V to } 35 \text{ V}$ , $I_o = 350 \text{ mA}$	12 mA
Load Regulation	$V_{in} = 12 \text{ V}$ , $I_o = 350 \text{ mA}$ , $V_o = 3 \text{ V to } 8 \text{ V}$	13 mA
Output Ripple	$V_{in} = 9 \text{ V to } 35 \text{ V}$ , $I_o = 350 \text{ mA}$	< 15% $I_o$
Efficiency	$V_{in} = 12 \text{ V}$ , $I_o = 350 \text{ mA}$ , $V_{OUT} = 3 \text{ to } 8 \text{ V}$	> 75%

# NCP3065, NCV3065




Figure 18. 1.5 A Buck Demoboard Layout




Figure 19. Efficiency vs. Input Voltage for the 1.5 A Buck Demo Board at  $I_{out} = 700\text{ mA}$ ,  $T_A = 25^\circ\text{C}$ , Without Output Capacitor




Figure 20. Efficiency vs. Input Voltage for the 1.5 A Buck Demo Board at  $I_{out} = 350\text{ mA}$ ,  $T_A = 25^\circ\text{C}$ , with  $100\text{ }\mu\text{F}$  Output Capacitor





Figure 21. Efficiency vs. Input Voltage for the 1.5 A Buck Demo Board at  $I_{out} = 700\text{ mA}$ ,  $T_A = 25^\circ\text{C}$ , with  $100\text{ }\mu\text{F}$  Output Capacitor

## NCP3065, NCV3065



**Figure 22. Boost Demo Board Application Schematic**

### Value of Components

Name	Value
C1	100 μF/50 V, Electrolytic Capacitor
C2, C5	100 nF, Ceramic Capacitor, 1206
C3	220 μF/50 V, Electrolytic Capacitor
C4	2.2 nF, Ceramic Capacitor, 0805
D1	MBRS140LT3G, Schottky diode
D2	MMSZ36VT1G, Zener diode
L1	100 μH, DO3340P-104ML Coilcraft Inductor

Name	Value
Q2	BC817-LT1G, SOT23
R1	150 mΩ, resistor 0.5 W
R8	1 k, resistor 0805
R9	Load current sense resistor, 1206
R10	1.2 k, resistor 0805
U1	NCP3065, SOIC8

### Test Results

Test	Condition	Results
Line Regulation	$V_{in} = 10 \text{ V to } 20 \text{ V}$ , $V_o = 22 \text{ V}$ , $I_{OAVG} = 350 \text{ mA}$	25 mA
Output Ripple	$V_{in} = 8 \text{ V to } 20 \text{ V}$ , $V_o = 22 \text{ V}$ , $I_{OAVG} = 350 \text{ mA}$	50 mA
Efficiency	$V_{in} = 10 \text{ to } 20 \text{ V}$ , $I_{OAVG} = 350 \text{ mA}$	> 83 %

# NCP3065, NCV3065




Figure 23. Boost Demoboard Layout





Figure 24. Efficiency vs. Input Voltage for the Boost Demo Board at  $I_{OUT} = 350\text{ mA}$ ,  $V_{OUT} = 22\text{ V}$  (6xLED with  $V_F = 3.6\text{ V}$ ),  $T_A = 25^\circ\text{C}$

## NCP3065, NCV3065



**Figure 25. Buck Demoboard with External Switch Application Schematic**

### Value of Components

Name	Value
C1	100 $\mu$ F, 50 V, Electrolytic Capacitor
C1, C4, C8	100 nF, Ceramic Capacitor, 1206
C2, C6	220 $\mu$ F, 50 V, Electrolytic Capacitor
C3	2.2 nF, Ceramic Capacitor, 0805
C5	100 pF, Ceramic Capacitor, 0805
C7	1 $\mu$ F / 50 V, Ceramic Capacitor, 1206
D1	MBRS540LT3G, Schottky Diode
D2	MMSD4148T1G, Diode
L1	22 $\mu$ H
Q2	BC817-LT1G, SOT23

Name	Value
Q4	MTB30P06V, P-MOS transistor
Q5	MMBT3904LT1G
R1	40 m $\Omega$ , Resistor 0.5 W
R8	6k8, Resistor 0805
R9	10k, Resistor 0805
R10	1k, Resistor 0805
R11	1k2, Resistor 0805
R12, R16	150 m $\Omega$ , Resistor 0.5 W
U1	NCP3065, SOIC8

### Test Results

Test	Condition	Results
Line Regulation	$V_{in} = 8\text{ V to }35\text{ V}$ , $I_o = 3000\text{ mA}$	< 6%
Output Ripple	$V_{in} = 12\text{ V}$ , $I_o = 3000\text{ mA}$	< 6%
Efficiency	$V_{in} = 12\text{ V}$ , $I_o = 3000\text{ mA}$	> 78%
Short Circuit Current	$V_{in} = 12\text{ V}$ , $R_{load} = 0.15\ \Omega$	

## NCP3065, NCV3065




Figure 26. 3 A Buck Demoboard Layout




Figure 27. Efficiency vs. Input Voltage for the 3 A Buck Demo Board at  $I_{OUT} = 3\text{ A}$ ,  $V_{OUT} = 4\text{ V}$ ,  $T_A = 25^\circ\text{C}$

### ORDERING INFORMATION


Device	Package	Shipping <sup>†</sup>
NCP3065MNTXG	DFN-8 (Pb-Free)	4000 Units / Tape & Reel
NCP3065PG	PDIP-8 (Pb-Free)	50 Units / Rail
NCP3065DR2G	SOIC-8 (Pb-Free)	2500 Units / Tape & Reel
NCV3065MNTXG	DFN-8 (Pb-Free)	4000 Units / Tape & Reel
NCV3065PG	PDIP-8 (Pb-Free)	50 Units / Rail
NCV3065DR2G	SOIC-8 (Pb-Free)	2500 Units / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# NCP3065, NCV3065

## PACKAGE DIMENSIONS

8 LEAD PDIP  
CASE 626-05  
ISSUE L



NOTES:

1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS).
3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.40	10.16	0.370	0.400
B	6.10	6.60	0.240	0.260
C	3.94	4.45	0.155	0.175
D	0.38	0.51	0.015	0.020
F	1.02	1.78	0.040	0.070
G	2.54 BSC		0.100 BSC	
H	0.76	1.27	0.030	0.050
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
M	---	10°	---	10°
N	0.76	1.01	0.030	0.040

STYLE 1:


- PIN 1. AC IN  
 2. DC + IN  
 3. DC - IN  
 4. AC IN  
 5. GROUND  
 6. OUTPUT  
 7. AUXILIARY  
 8. V<sub>CC</sub>



# NCP3065, NCV3065

## PACKAGE DIMENSIONS

SOIC-8 NB  
CASE 751-07  
ISSUE AH




**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

### SOLDERING FOOTPRINT\*








SCALE 6:1  $\left( \frac{\text{mm}}{\text{inches}} \right)$

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# NCP3065, NCV3065

## PACKAGE DIMENSIONS

8 PIN DFN, 4x4  
CASE 488AF-01  
ISSUE C




NOTES:

1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30MM FROM TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
5. DETAILS A AND B SHOW OPTIONAL CONSTRUCTIONS FOR TERMINALS.


MILLIMETERS		
DIM	MIN	MAX
A	0.80	1.00
A1	0.00	0.05
A3	0.20	REF
b	0.25	0.35
D	4.00	BSC
D2	1.91	2.21
E	4.00	BSC
E2	2.09	2.39
e	0.80	BSC
K	0.20	---
L	0.30	0.50
L1	---	0.15

### SOLDERING FOOTPRINT\*



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:  
Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free  
USA/Canada  
Europe, Middle East and Africa Technical Support:  
Phone: 421 33 790 2910  
Japan Customer Focus Center  
Phone: 81-3-5773-3850

ON Semiconductor Website: [www.onsemi.com](http://www.onsemi.com)  
Order Literature: <http://www.onsemi.com/orderlit>  
For additional information, please contact your local Sales Representative

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[ON Semiconductor:](#)

[NCP3065DR2G](#) [NCV3065DR2G](#) [NCV3065MNTXG](#)