FAIRCHILD™

Is Now Part of

ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

FAIRCHILD

SEMICONDUCTOR ™

December 2001
Revised December 2001

FIN1532
5V LVDS 4-Bit High Speed Differential Receiver

General Description

This quad receiver is designed for high speed intercon-nects utilizing Low Voltage Differential Signaling (LVDS) technology. The receiver translates LVDS levels, with a typ-ical differential input threshold of 100 mV, to LVTTL signal levels. LVDS provides low EMI at ultra low power dissipa-tion even at high frequencies. This device is ideal for high speed transfer of clock and data.

The FIN1532 can be paired with its companion driver, the FIN1531, or any other LVDS driver.

Features

- Greater than 400Mbs data rate
- 5V power supply operation
- 0.5 ns maximum differential pulse skew
- 3 ns maximum propagation delay
- Low power dissipation
- Power-Off protection for inputs and outputs
- Fail safe protection for open-circuit, shorted and termi-nated receiver inputs
- Meets or exceeds the TIA/EIA-644 LVDS standard
- Pin compatible with equivalent RS-422 and PECL devices
- 16-Lead SOIC and TSSOP packages save space

Ordering Code:

Order Number	Package Number	Package Description
FIN1532M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
FIN1532MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Pin Descriptions

Pin Name	Description
R_{OUT1}, R_{OUT2}, R_{OUT3}, R_{OUT4}	LVTTL Data Outputs
R_{IN1+}, R_{IN2+}, R_{IN3+}, R_{IN4+}	Non-inverting LVDS Inputs
R_{IN1-}, R_{IN2-}, R_{IN3-}, R_{IN4-}	Inverting LVDS Inputs
EN	Driver Enable Pin
$\overline{EN}$	Inverting Driver Enable Pin
V_{CC}	Power Supply
GND	Ground

Connection Diagram

Top View

Function Table

Input				Outputs
EN	$\overline{EN}$	R_{IN+}	R_{IN+}	R_{OUT}
H	X	H	L	H
H	X	L	H	L
H	X	Fail Safe Condition		H
X	L	H	L	H
X	L	L	H	L
X	L	Fail Safe Condition		H
L	H	X		Z

H = HIGH Logic Level   L = LOW Logic Level   X = Don't Care
Z = High Impedance   Fail Safe = Open, Shorted, Terminated

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC})	−0.5 V to +6 V
DC Input Voltage (V_{IN})	
Enable Inputs	−0.5 V to +6 V
Receiver Inputs	−0.5 V to +6 V
DC Output Voltage (V_{OUT})	−0.5 V to +6 V
DC Output Current (I_O)	16 mA
Storage Temperature Range (T_{STG})	−65°C to +150°C
Max Junction Temperature (T_J)	150°C
Lead Temperature (T_L)	
(Soldering, 10 seconds)	260°C
ESD (Human Body Model)	≥ 8000 V
ESD (Machine Model)	≥ 300 V

Recommended Operating Conditions

Supply Voltage (V_{CC})	4.5 V to 5.5 V
Input Voltage (V_{IN})	
Enable Inputs	0 to V_{CC}
Receiver Inputs	0 to 2.4 V
Magnitude of Differential Voltage	
($|V_{ID}|$)	100 mV to 600 mV
Common-mode Input Voltage	
(V_{IC})	$|V_{ID}|/2$ to $(2.4−|V_{ID}|/2)$
Operating Temperature (T_A)	−40°C to +85°C

Note 1: The "Absolute Maximum Ratings": are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

DC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 2)	Max	Units
V_{TH}	Differential Input Threshold HIGH	V_{IC} = +1.2V, See Figure 1			100	mV
V_{TL}	Differential Input Threshold LOW	V_{IC} = +1.2V, See Figure 1	−100			mV
I_{IN}	Input Current EN or $\overline{EN}$	V_{IN} = 0V or V_{CC}, V_{CC} = 5.5 or 0V			±20	µA
	Input Current Receiver Inputs	V_{IN} = 0V or 2.4 V, V_{CC} = 5.5 or 0V			±20	µA
V_{IH}	Input High Voltage (EN or $\overline{EN}$)		2.0		V_{CC}	V
V_{IL}	Input Low Voltage (EN or $\overline{EN}$)		GND		0.8	V
V_{OH}	Output HIGH Voltage	I_{OH} = −100 µA	V_{CC} −0.2	4.98		V
		I_{OH} = −8 mA	3.8	4.68		
V_{OL}	Output LOW Voltage	I_{OH} = 100 µA		0.01	0.2	V
		I_{OL} = 8 mA		0.22	0.5	
V_{IK}	Input Clamp Voltage	I_{IK} = −18 mA	−1.5	−0.8		V
I_{OZ}	Disabled Output Leakage Current	EN = 0.8 and $\overline{EN}$ = 2V, V_{OUT} = 5.5V or 0V			±20	µA
$I_{O(OFF)}$	Power-OFF Output Current	V_{OUT} = 0V or 5.5V, V_{CC} = 0V			50	µA
I_{OS}	Output Short Circuit Test	Receiver Enabled, V_{OUT} = 0V (one output shorted at a time)	−15		−100	mA
I_{CCZ}	Disabled Power Supply Current	Receiver Disabled		1.2	5	mA
I_{CC}	Power Supply Current	Receiver Enabled, R_{IN+} = 1V and $R_{IN−}$ = 1.4V		11	17	mA
		Receiver Enabled, R_{IN+} = 1.4V and $R_{IN−}$ = 1V		15	23	
$I_{PU/PD}$	Output Power Up/Power Down High Z Leakage Current	V_{CC} = 0V to 2.0V			±20	µA
C_{IN}	Input Capacitance			5.5		pF
C_{OUT}	Output Capacitance			4.5		pF

Note 2: All typical values are at T_A = 25°C and with V_{CC} = 5V.

AC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Units
t_{PLH}	Propagation Delay LOW-to-HIGH		1.0	2.0	3.0	ns
t_{PHL}	Propagation Delay HIGH-to-LOW	$|V_{ID}|$ = 400 mV, C_L = 10 pF, R_L = 1kΩ See Figure 1 and Figure 2	1.0	2.0	3.0	ns
t_{TLH}	Output Rise Time (20% to 80%)			1.3		ns
t_{THL}	Output Fall Time (80% to 20%)			1.1		ns
$t_{SK(P)}$	Pulse Skew $|t_{PLH} - t_{PHL}|$			0.2	0.5	ns
$t_{SK(LH)}$, $t_{SK(HL)}$	Channel-to-Channel Skew (Note 4)			0.1	0.3	ns
$t_{SK(PP)}$	Part-to-Part Skew (Note 5)				1.0	ns
f_{MAX}	Maximum Operating Frequency (Note 6)	R_L = 1kΩ, C_L = 10 pF, See Figure 1 and Figure 2	200	260		MHz
t_{ZH}	LVTTL Output Enable Time from Z to HIGH	R_L = 1kΩ, C_L = 10 pF, See Figure 3 and Figure 4		8	12.0	ns
t_{ZL}	LVTTL Output Enable Time from Z to LOW			8	12.0	ns
t_{HZ}	LVTTL Output Disable Time from HIGH to Z			4	8.0	ns
t_{LZ}	LVTTL Output Disable Time from LOW to Z			4	8.0	ns

Note 3: All typical values are at T_A = 25°C and with V_{CC} = 5V.

Note 4: $t_{SK(LH)}$, $t_{SK(HL)}$ is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction.

Note 5: $t_{SK(PP)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits.

Note 6: f_{MAX} Criteria: Input t_R = t_F < 1 ns, V_{ID} = 300 mV, (1.05V to 1.35V pp), 50% duty cycle; Output duty cycle 40% to 60%, V_{OL} < 0.5V, V_{OH} > 2.4V. All channels switching in phase.

Note A: All input pulses have frequency = 10 MHz, t_R or t_F = 1 ns
Note B: C_L includes all probe and jig capacitances

**FIGURE 1. Differential Receiver Voltage Definitions and Propagation Delay**

FIGURE 2. LVDS Input to LVTTL Output AC Waveforms

**Test Circuit for LVTTL Outputs**

	Test	Switch state
		Open
	Open	$V_{CC} \times 2$
	t_{PZL}/t_{PLZ}	$V_{CC} \times 2$
	t_{PHZ}/t_{PZH}	GND

FIGURE 3. AC Loading Circuit for LVTTL Outputs

Voltage Waveforms Enable and Disable Times

Note A: C_L includes probes and jig capacitance

Note B: All LVTTL input pulses have the following characteristics: Frequency = 10 MHz, t_R or t_F = 2 ns

FIGURE 4. LVTTL Outputs Test Circuit and AC Waveforms

Physical Dimensions inches (millimeters) unless otherwise noted

0.386 − 0.394
(9.804 − 10.00)

16 15 14 13 12 11 10 9

0.228 − 0.244
(5.791 − 6.198)

30°
TYP

LEAD NO.1
IDENT

1   2   3   4   5   6   7   8

0.010 MAX
(0.254)

0.150 − 0.157
(3.810 − 3.988)

0.010 − 0.020
(0.254 − 0.508) × 45°

8° MAX TYP
ALL LEADS

0.008 − 0.010
(0.203 − 0.254)
TYP ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.016 − 0.050
(0.406 − 1.270)
TYP ALL LEADS

0.053 − 0.069
(1.346 − 1.753)

0.004 − 0.010
(0.102 − 0.254)

SEATING
PLANE

0.014
(0.356)

0.050
(1.270)
TYP

0.008
(0.203) TYP

0.014 − 0.020
(0.356 − 0.508) TYP

M16A (REV H)

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package Number M16A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

DIMENSIONS METRIC ONLY

5.0 ± 0.1
-A-
16   9

6.4

3.2

4.4 ± 0.1
-B-

1   8

PIN #1 IDENT.

0.2 | C | B | A
ALL LEAD TIPS

0.1 | C
ALL LEAD TIPS

-C-

0.65 TYP

0.19 - 0.30 TYP

(0.90)

1.1 MAX TYP

0.10 ± 0.05 TYP

0.13 (M) | A | B (S) | C (S)

7.72 TYP.
4.16 TYP.

(1.78 TYP)

0.42 TYP   0.65 TYP

LAND PATTERN RECOMMENDATION

GAGE PLANE

0.25

SEATING PLANE

0°-8°   0.6 ± 0.1

DETAIL A
TYPICAL, SCALE: 40X

SEE DETAIL A

0.09-0.20 TYP

MTC16 (REV C)

16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC16

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

www.fairchildsemi.com

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Fairchild Semiconductor](#):
  [FIN1532MTC](#) [FIN1532M](#) [FIN1532MX](#) [FIN1532MTCX](#)